Abstract
A code bit of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15 is interchanged with a symbol bit of a symbol corresponding to any of 8 signal points defined by 8PSK. When 3 bits of code bits stored in three units of storages having a storage capacity of 16200/3 bits and read bit by bit from the units of storages are allocated to one symbol a (#i+1)-th bit from a most significant bit of the 3 bits of code bits is set to a bit b#i a (#i+1)-th bit from a most significant bit of 3 bits of symbol bits of the one symbol is set to a bit y#i and a bit b 0 is interchanged with a bit y1 a bit b1 is interchanged with a bit y0 and a bit b2 is interchanged with a bit y2.
| Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
|---|---|---|---|---|---|---|---|---|---|
| Declaration Date | Declaration Reference | Declaring Company | Specification Information | ||||||
| Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP | Yes | Family Member | ||||
Specification Information
Specification Information
Technologies
Family Information
| All Granted Patents In Patent Family : | ---- |
| Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
|---|---|---|---|---|---|---|---|---|---|---|
| Declaration Date | Declaration Reference | Declaring Company | Specification Information | |||||||
| EP2993791A1 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Basis Patent | |||
| EP2993791A4 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Basis Patent | |||
| BR112015027145A2 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| CN105191148A | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| JP6229901B2 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| JPWO2014178299A1 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| KR20160002859A | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| MX2015014877A | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| MX353905B | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| RU2015146023A | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| RU2015146023A3 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| RU2656726C2 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| US9838037B2 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| WO2014178299A1 | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
No | Family Member | |||
| ZA201507470B | Not Available | 01/11/2018 | ISLD-201812-050 | SONY CORP |
S1
S2
|
Yes | Family Member | |||
| EP2993791B1 | ----- | ----- | ----- | ----- | ----- | ----- | ----- | |||
| BR112015027145B1 | ----- | ----- | ----- | ----- | ----- | ----- | ----- | |||
| CN105191148B | ----- | ----- | ----- | ----- | ----- | ----- | ----- | |||
| KR102113711B1 | ----- | ----- | ----- | ----- | ----- | ----- | ----- | |||
| Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | Status | National Phase Entries | |||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Declaration Date | Declaration Reference | Declaring Company | Specification Information | |||||||||
| ----- | ----- | ----- | ----- | ----- |
S1
|
----- | ----- | ----- | ----- | |||
Technologies
Product
Use Cases
Mobile TV/ Radio
Services
Claim
1-40. (canceled)
41: A data processing device comprising:
an encoding unit configured to perform LDPC encoding based on a parity check matrix of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15; and an interchanging unit configured to interchange a code bit of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15 with a symbol bit of a symbol corresponding to any of 8 signal points defined by 8PSK, wherein, when 3 bits of code bits stored in three units of storages having a storage capacity of 16200/3 bits and read bit by bit from the units of storages are allocated to one symbol, a (#i+1)-th bit from a most significant bit of the 3 bits of code bits is set to a bit b#i, a (#i+1)-th bit from a most significant bit of 3 bits of symbol bits of the one symbol is set to a bit y#i, and the interchanging unit interchanges a bit b0 with a bit y1, a bit b1 with a bit y0, and a bit b2 with a bit y2, wherein the LDPC code includes an information bit and a parity bit, wherein the parity check matrix includes an information matrix part corresponding to the information bit and a parity matrix part corresponding to the parity bit, wherein the information matrix part is shown by a parity check matrix initial value table, and wherein the parity check matrix initial value table is a table showing positions of elements of 1 of the information matrix part for every 360 columns and is expressed as follows 32 384 430 591 1296 1976 1999 2137 2175 3638 4214 4304 4486 4662 4999 5174 5700 6969 7115 7138 7189 1788 1881 1910 2724 4504 4928 4973 5616 5686 5718 5846 6523 6893 6994 7074 7100 7277 7399 7476 7480 7537 2791 2824 2927 4196 4298 4800 4948 5361 5401 5688 5818 5862 5969 6029 6244 6645 6962 7203 7302 7454 7534 574 1461 1826 2056 2069 2387 2794 3349 3366 4951 5826 5834 5903 6640 6762 6786 6859 7043 7418 7431 7554 14 178 675 823 890 930 1209 1311 2898 4339 4600 5203 6485 6549 6970 7208 7218 7298 7454 7457 7462 4075 4188 7313 7553 5145 6018 7148 7507 3198 4858 6983 7033 3170 5126 5625 6901 2839 6093 7071 7450 11 3735 5413 2497 5400 7238 2067 5172 5714 1889 7173 7329 1795 2773 3499 2695 2944 6735 3221 4625 5897 1690 6122 6816 5013 6839 7358 1601 6849 7415 2180 7389 7543 2121 6838 7054 1948 3109 5046 272 1015 7464.
42: The data processing device according to claim 41,
wherein the interchanging unit interchanges a code bit of 3�1 bits of the LDPC code that is written in a column direction and read in a row direction of a storage unit including three columns that store 3�1 bits in the row direction and that store 16200/(3�1) bits in the column direction.
43: A data processing device comprising:
an encoding unit configured to perform LDPC encoding based on a parity check matrix of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15; and an interchanging unit configured to interchange a code bit of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15 with a symbol bit of a symbol corresponding to any of 8 signal points defined by 8PSK, wherein, when 3 bits of code bits stored in three units of storages having a storage capacity of 16200/3 bits and read bit by bit from the units of storages are allocated to one symbol, a (#i+1)-th bit from a most significant bit of the 3 bits of code bits is set to a bit b#i, a (#i+1)-th bit from a most significant bit of 3 bits of symbol bits of the one symbol is set to a bit y#i, and the interchanging unit interchanges a bit b0 with a bit y1, a bit b1 with a bit y0, and a bit b2 with a bit y2, wherein the LDPC code includes an information bit and a parity bit, wherein the parity check matrix includes an information matrix part corresponding to the information bit and a parity matrix part corresponding to the parity bit, wherein the information matrix part is shown by a parity check matrix initial value table, and wherein the parity check matrix initial value table is a table showing positions of elements of 1 of the information matrix part for every 360 columns and is expressed as follows 32 384 430 591 1296 1976 1999 2137 2175 3638 4214 4304 4486 4662 4999 5174 5700 6969 7115 7138 7189 1788 1881 1910 2724 4504 4928 4973 5616 5686 5718 5846 6523 6893 6994 7074 7100 7277 7399 7476 7480 7537 2791 2824 2927 4196 4298 4800 4948 5361 5401 5688 5818 5862 5969 6029 6244 6645 6962 7203 7302 7454 7534 574 1461 1826 2056 2069 2387 2794 3349 3366 4951 5826 5834 5903 6640 6762 6786 6859 7043 7418 7431 7554 14 178 675 823 890 930 1209 1311 2898 4339 4600 5203 6485 6549 6970 7208 7218 7298 7454 7457 7462 4075 4188 7313 7553 5145 6018 7148 7507 3198 4858 6983 7033 3170 5126 5625 6901 2839 6093 7071 7450 11 3735 5413 2497 5400 7238 2067 5172 5714 1889 7173 7329 1795 2773 3499 2695 2944 6735 3221 4625 5897 1690 6122 6816 5013 6839 7358 1601 6849 7415 2180 7389 7543 2121 6838 7054 1948 3109 5046 272 1015 7464.
44: A data processing device comprising:
an encoding unit configured to perform LDPC encoding based on a parity check matrix of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15; and an interchanging unit configured to interchange a code bit of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15 with a symbol bit of a symbol corresponding to any of 16 signal points defined by 16APSK, wherein, when 4 bits of code bits stored in four units of storages having a storage capacity of 16200/4 bits and read bit by bit from the units of storages are allocated to one symbol, a (#i+1)-th bit from a most significant bit of the 4 bits of code bits is set to a bit b#i, a (#i+1)-th bit from a most significant bit of 4 bits of symbol bits of the one symbol is set to a bit y#i, and the interchanging unit interchanges a bit b0 with a bit y2, a bit b1 with a bit y1, a bit b2 with a bit y0, and a bit b3 with a bit y3, wherein the LDPC code includes an information bit and a parity bit, wherein the parity check matrix includes an information matrix part corresponding to the information bit and a parity matrix part corresponding to the parity bit, wherein the information matrix part is shown by a parity check matrix initial value table, and wherein the parity check matrix initial value table is a table showing positions of elements of 1 of the information matrix part for every 360 columns and is expressed as follows 32 384 430 591 1296 1976 1999 2137 2175 3638 4214 4304 4486 4662 4999 5174 5700 6969 7115 7138 7189 1788 1881 1910 2724 4504 4928 4973 5616 5686 5718 5846 6523 6893 6994 7074 7100 7277 7399 7476 7480 7537 2791 2824 2927 4196 4298 4800 4948 5361 5401 5688 5818 5862 5969 6029 6244 6645 6962 7203 7302 7454 7534 574 1461 1826 2056 2069 2387 2794 3349 3366 4951 5826 5834 5903 6640 6762 6786 6859 7043 7418 7431 7554 14 178 675 823 890 930 1209 1311 2898 4339 4600 5203 6485 6549 6970 7208 7218 7298 7454 7457 7462 4075 4188 7313 7553 5145 6018 7148 7507 3198 4858 6983 7033 3170 5126 5625 6901 2839 6093 7071 7450 11 3735 5413 2497 5400 7238 2067 5172 5714 1889 7173 7329 1795 2773 3499 2695 2944 6735 3221 4625 5897 1690 6122 6816 5013 6839 7358 1601 6849 7415 2180 7389 7543 2121 6838 7054 1948 3109 5046 272 1015 7464.
45: The data processing device according to claim 44,
wherein the interchanging unit interchanges a code bit of 4�1 bits of the LDPC code that is written in a column direction and read in a row direction of a storage unit including four columns that store 4�1 bits in the row direction and that store 16200/(4�1) bits in the column direction.
46: A data processing method comprising:
an encoding step of performing LDPC encoding based on a parity check matrix of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15; and an interchanging step of interchanging a code bit of an LDPC code in which a code length is 16200 bits and an encoding rate is 8/15 with a symbol bit of a symbol corresponding to any of 16 signal points defined by 16APSK, wherein, in the interchanging step, when 4 bits of code bits stored in four units of storages having a storage capacity of 16200/4 bits and read bit by bit from the units of storages are allocated to one symbol, a (#i+1)-th bit from a most significant bit of the 4 bits of code bits is set to a bit b#i, a (#i+1)-th bit from a most significant bit of 4 bits of symbol bits of the one symbol is set to a bit y#i, a bit b0 is interchanged with a bit y2, a bit b1 is interchanged with a bit y1, a bit b2 is interchanged with a bit y0, and a bit b3 is interchanged with a bit y3, wherein the LDPC code includes an information bit and a parity bit, wherein the parity check matrix includes an information matrix part corresponding to the information bit and a parity matrix part corresponding to the parity bit, wherein the information matrix part is shown by a parity check matrix initial value table, and wherein the parity check matrix initial value table is a table showing positions of elements of 1 of the information matrix part for every 360 columns and is expressed as follows 32 384 430 591 1296 1976 1999 2137 2175 3638 4214 4304 44864662 4999 5174 5700 69697115 7138 7189 1788 1881 1910 2724 4504 4928 4973 5616 5686 5718 5846 6523 6893 6994 7074 7100 7277 7399 7476 7480 7537 2791 2824 2927 4196 4298 4800 4948 5361 5401 5688 5818 5862 5969 6029 6244 6645 6962 7203 7302 7454 7534 574 1461 1826 2056 2069 2387 2794 3349 3366 4951 5826 5834 5903 6640 6762 6786 6859 7043 7418 7431 7554 14 178 675 823 890 930 1209 1311 2898 4339 4600 5203 6485 6549 6970 7208 7218 7298 7454 7457 7462 4075 4188 7313 7553 5145 6018 7148 7507 3198 4858 6983 7033 3170 5126 5625 6901 2839 6093 7071 7450 11 3735 5413 2497 5400 7238 2067 5172 5714 1889 7173 7329 1795 2773 3499 2695 2944 6735 3221 4625 5897 1690 6122 6816 5013 6839 7358 1601 6849 7415 2180 7389 7543 2121 6838 7054 1948 3109 5046 272 1015 7464.
Associated Portfolios
Licensor Claim Chart
 Claim Chart |
 Technology |
 Creation Date |
 Download |
|---|---|---|---|
|
Claim charts will soon be available!
|
|||
To view claim charts you must become a Gold or Platinum Member.
Upgrade your subscriptionYou have reached the maximum number of patents which can be associated to your account per your subscription. If you wish to associate more patents
Please upgrade your subscription.Note:
The information in blue was extracted from the third parties (Standard Setting Organisation, Espacenet)
The information in grey was provided by the patent holder
The information in purple was extracted from the FrandAvenue
Explicitly disclosed patent:openly and comprehensibly describes all details of the invention in the patent document.
Implicitly disclosed patent:does not explicitly state certain aspects of the invention, but still allows for these to be inferred from the information provided.
Basis patent:The core patent in a family, outlining the fundamental invention from which related patents or applications originate.
Family member:related patents or applications that share a common priority or original filing.