US9467176B2

5G,4G

Title

Computationally efficient convolutional coding with rate-matching

Application Number:

US201514940842

Family ID:

Publication Date:

11-10-2016

Application Date:

13-11-2015

Priority Date:

08-06-2007

Current Assignee:

Publication Country:

US

Declaring Company:

Abstract  Abstract

An error coding circuit comprises a non-systematic convolutional encoder for coding an input bit stream to produce two or more groups of parity bits an interleaver circuit for interleaving parity bits within each group of parity bits and a rate-matching circuit for outputting a selected number of the interleaved parity bits ordered by group to obtain a desired code rate.

Note:

The information in blue was extracted from the third parties (Standard Setting Organisation, Espacenet)

The information in grey was provided by the patent holder

The information in purple was extracted from the FrandAvenue

Explicitly disclosed patent

Implicitly disclosed patent

Basis patent

Family member