Abstract
Apparatuses systems methods and computer program products are disclosed for a memory controller. An apparatus includes a volatile memory medium located on a memory module. An apparatus includes a non-volatile memory medium located on a memory module. A memory controller is located on a memory module. A memory controller may be configured to provide access to at least a non-volatile memory medium over a direct wire interface with a processor.
Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Information | ||||||
3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member |
Specification Information
Specification Information
Technologies
Family Information
All Granted Patents In Patent Family : | ---- |
Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
---|---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Information | |||||||
US2012079174A1 | 3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member | |||
US8688899B2 | 3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member | |||
WO2012050934A2 | 3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member | |||
WO2012050934A3 | 3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member | |||
US2014297929A1 | 3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member | |||
US9159419B2 | 3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member | |||
US2016019136A1 | 3G | 22/03/2012 | ISLD-201203-016 | HTC CORPORATION |
S1
S2
|
No | Family Member |
Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | Status | National Phase Entries | |||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Information | |||||||||
----- | ----- | ----- | ----- | ----- |
S1
|
----- | ----- | ----- | ----- |
Technologies
Product
Use Cases
Services
Claim
1. An apparatus comprising:
a volatile memory medium located on a memory module;
a non-volatile memory medium located on the memory module; and
a memory controller located on the memory module, the memory controller configured to provide access to at least the non-volatile memory medium over a direct wire interface with a processor by way of a command protocol, the interface comprising a control path for the command protocol, the control path enabling the memory controller to distinguish among different memory modules, the command protocol configured to support one or more commands that are not supported by a standard volatile memory interface.
2. The apparatus of claim 1, wherein the one or more commands comprise one or more synchronous commands and the memory controller is configured to execute the one or more commands asynchronously in response to receiving the one or more commands.
3. The apparatus of claim 1, wherein the memory controller is configured to receive a signal from the processor, using the command protocol, that the one or more commands will not be executed in response to the processor determining that the memory controller is not capable of satisfying the one or more commands.
4. The apparatus of claim 1, wherein the memory controller is configured to communicate with the volatile memory medium by way of a second protocol, the command protocol and the second protocol comprising different protocols.
5. The apparatus of claim 4, wherein the memory module is configured to notify the memory controller of one or more memory attributes of the non-volatile memory medium, the memory controller configured to direct data to one of the non-volatile memory medium, the volatile memory medium, a memory division on the non-volatile memory medium, and a memory division on the volatile memory medium based on the one or more memory attributes.
6. The apparatus of claim 1, further comprising a second memory controller configured to communicate with the volatile memory medium by way of a second protocol, the command protocol and the second protocol comprising different protocols.
7. The apparatus of claim 6, wherein the second memory controller is coupled to the processor.
8. The apparatus of claim 1, wherein the memory controller is configured to associate sequence indicators with data on the non-volatile memory medium, wherein the sequence indicators determine an ordered sequence of memory operations performed on the non-volatile memory medium.
9. The apparatus of claim 1, wherein the memory controller is configured to associate checkpoint information with data on the non-volatile memory medium, wherein the checkpoint information is organized in an ordered sequence of memory checkpoint operations performed on the non-volatile memory medium.
10. The apparatus of claim 1, wherein the memory controller is configured to:
store data in a format that associates the data with respective logical memory addresses on the non-volatile memory medium;
maintain an index of associations between logical memory addresses of the data and physical storage memory locations comprising the data on the non-volatile memory medium; and
reconstruct the index using the logical memory addresses and sequence indicators associated with the data on the non-volatile memory medium, wherein reconstructing the index comprises replaying a sequence of changes made to the index using the logical memory addresses and the sequence indicators associated with the data on the non-volatile memory medium.
11. The apparatus of claim 10, wherein reconstructing the index comprises rolling back a sequence of changes made to the index from a last change back to a valid checkpoint indicator using the logical memory addresses and the sequence indicators associated with the data on the non-volatile memory medium.
12. The apparatus of claim 1, wherein the one or more commands comprise one or more of a query command, a directive command, and a hint command.
13. The apparatus of claim 1, wherein the memory controller is configured to operate one or more memory maintenance functions on the non-volatile memory medium to optimize non-volatile memory performance one of independent of the processor and in response to receiving one or more memory management commands from the processor using the command protocol.
14. An apparatus comprising:
means for volatile data storage on a memory module;
means for non-volatile data storage on the memory module; and
means for providing access to at least the non-volatile data storage over a direct wire interface with a processor by way of a command protocol, the interface comprising a control path for the command protocol, the control path enabling distinguishing among different memory modules, the command protocol configured to support one or more commands that are not supported by a standard volatile memory interface.
15. The apparatus of claim 14, further comprising means for communicating with the means for volatile data storage by way of a second protocol, the command protocol and the second protocol comprising different protocols.
16. The apparatus of claim 15, further comprising:
means for notifying of one or more memory attributes of the means for non-volatile data storage; and
means for directing data to locations on one of the means for non-volatile data storage and the means for volatile data storage based on the one or more memory attributes.
17. The apparatus of claim 14, further comprising means for associating checkpoint information with data on the non-volatile data storage, wherein the checkpoint information is organized in an ordered sequence of memory checkpoint operations performed on the means for non-volatile data storage.
18. The apparatus of claim 14, further comprising:
means for storing data in a format that associates the data with respective logical memory addresses on the means for non-volatile data storage;
means for maintaining an index of associations between logical memory addresses of the data and physical storage locations comprising the data on the means for non-volatile data storage; and
means for reconstructing the index using the logical memory addresses and sequence indicators associated with the data on the means for non-volatile data storage by replaying a sequence of changes made to the index using the logical memory addresses and the sequence indicators associated with the data on the means for non-volatile data storage.
19. The apparatus of claim 18, further comprising means for associating sequence indicators with the data on the means for non-volatile data storage, wherein the sequence indicators determine an ordered sequence of memory operations performed on the means for non-volatile data storage.
20. A system comprising:
a memory controller of a processor, the memory controller configured to send one or more commands of a command protocol over a direct wire interface; and
a non-volatile memory controller configured to provide access to at least a non-volatile memory medium over the direct wire interface with the processor by way of the command protocol, the interface comprising a control path for the command protocol, the control path enabling the memory controller to distinguish among different memory modules, the command protocol configured to support one or more commands that are not supported by a standard volatile memory interface.
Associated Portfolios
Claim Chart | Technology | Creation Date | Download |
---|---|---|---|
Claim charts will soon be available!
|
To view claim charts you must become a Gold or Platinum Member.
Upgrade your subscriptionYou have reached the maximum number of patents which can be associated to your account per your subscription. If you wish to associate more patents
Please upgrade your subscription.Note:
The information in blue was extracted from the third parties (Standard Setting Organisation, Espacenet)
The information in grey was provided by the patent holder
The information in purple was extracted from the FrandAvenue
Explicitly disclosed patent:openly and comprehensibly describes all details of the invention in the patent document.
Implicitly disclosed patent:does not explicitly state certain aspects of the invention, but still allows for these to be inferred from the information provided.
Basis patent:The core patent in a family, outlining the fundamental invention from which related patents or applications originate.
Family member:related patents or applications that share a common priority or original filing.