METHOD AND APPARATUS FOR INDICATING A TEMPORARY BLOCK FLOW USING A PIGGYBACKED ACK/NACK FIELD

Abstract

A method and an apparatus for indicating a temporary block flow (TBF) to which a piggybacked acknowledgement/non-acknowledgement (PAN) field is addressed. A method and apparatus of performing receive processing to reduce the probability of false acceptance of erroneous PANs are also disclosed. A transmit station generates a PAN check sequence (PCS) and performs a channel coding on a PAN field and the PCS. The transmit station scrambles the encoded bits of the PAN field and the PCS with a TBF-specific scrambling code. Because of the scrambling the PCS decoding at a receive station will pass if the data block is received by an intended receive station while the PCS decoding will fail if received by a non-intended receive station. Alternatively the scrambling may be performed before the channel coding. Alternatively the transmit station may combine the PAN field and a temporary flow identity (TFI) to generate a PCS.

SEP Database Augmented SEP Database

Explicitly Disclosed

Patent Type

Technology	Declaration Information			Specification Information				Explicitly Disclosed	Patent Type
Technology	Declaration Date	Declaration Reference	Declaring Company	Specification Number				Explicitly Disclosed	Patent Type
2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: Illustrative part: ---- Release: S2 TS Number: TS 145 003 Version No: Illustrative part: ---- Release: +1 -1				Yes	Family Member

Specification Information

Spec Number

Version Number

Section Number

Specification Information

Spec Number

Version Number

Section Number

Technologies

2G 3G 4G 5G

Family Information

All Granted Patents In Patent Family :	----
All Pending Patents In Patent Family :	----

SEP Database Augmented SEP Database

Explicitly Disclosed

Patent Type

Publication No	Technology	Declaration Information			Specification Information	Explicitly Disclosed	Patent Type
Publication No	Technology	Declaration Date	Declaration Reference	Declaring Company	Specification Number	Explicitly Disclosed	Patent Type
US2008274698A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	Yes	Basis Patent
US8296619B2	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	Yes	Basis Patent
AR066222A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	Yes	Family Member
AU2008242513A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
AU2008242513B2	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
CA2684714A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
EP2140598A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
KR101122321B1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
KR20100005718A	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
KR101410947B1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
KR20100017572A	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
MX2009011300A	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
TWM343978U	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
TW200847668A	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
JP2010525665A	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
JP5453244B2	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
US2013039210A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
US8539308B2	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
CN101689972A	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
CN101689972B	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
CN103138901A	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
HK1140601A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
US2013326320A1	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member
BRPI0809750A2	2G	18/09/2008	ISLD-200901-001	INTERDIGITAL INC	S1 TS Number: TS 144 060 Version No: ---- Section No: Release : ---- S2 TS Number: TS 145 003 Version No: ---- Section No: Release : ---- +1 -1	No	Family Member

Publication No	Technology	Declaration Information			Specification Information				Explicitly Disclosed	Patent Type	Status	National Phase Entries
Publication No	Technology	Declaration Date	Declaration Reference	Declaring Company	Specification Information				Explicitly Disclosed	Patent Type	Status	National Phase Entries
-----	-----	-----	-----	-----	S1 TS Number: ----- Version No: ----- Section No:----- Release:----- + -				-----	-----	-----	-----

Technologies

Multiple access

Product

Not Available

Use Cases

Not Available

Services

Not Available

Claim

1. A method for indicating a temporary block flow (TBF) to which a piggybacked acknowledgement/non-acknowledgement (PAN) field is addressed, the method comprising: generating a PAN check sequence (PCS) for the PAN field; performing forward error correction (FEC) encoding on the PAN field and the PCS to generate coded bits; scrambling the coded bits with a TBF-specific scrambling code; and sending a data block including the scrambled coded bits.

2. A method for indicating a temporary block flow (TBF) to which a piggybacked acknowledgement/non-acknowledgement (PAN) field is addressed, the method comprising: generating a PAN check sequence (PCS) for the PAN field; scrambling the PAN field and the PCS with a TBF-specific scrambling code; performing forward error correction (FEC) encoding on the scrambled PAN field and PCS to generate coded bits; and sending a data block including the coded bits.

3. A method for indicating a temporary block flow (TBF) to which a piggybacked acknowledgement/non-acknowledgement (PAN) field is addressed, the method comprising: combining the PAN field and a temporary flow identity (TFI); generating a PAN check sequence (PCS) with the combined PAN field and TFI; removing the TFI; performing forward error correction (FEC) encoding on the PAN field and the PCS to generate coded bits; and sending a data block including the coded bits.

4. A method for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the method comprising: receiving a data block including scrambled coded bits of a PAN field and a PAN check sequence (PCS); descrambling the scrambled coded bits with a temporary block flow (TBF)- specific scrambling code; decoding the descrambled coded bits to obtain the PAN field and the PCS; and performing a PCS check with the PAN field and the PCS.

5. The method of claim 4 further comprising: comparing a soft metric computed during the decoding with a threshold; and accepting the PAN field based on a comparison result.

6. The method of claim 5 wherein the soft metric is a best survivor path metric in Viterbi-type forward error correction decoding.

7. The method of claim 5 wherein the soft metric is a difference between a best survivor path metric and a second best survivor path metric in Viterbi-type forward error correction decoding.

8. The method of claim 4 further comprising: computing a bit error count; comparing the bit error count with a threshold; and accepting the PAN field if the bit error count is smaller than the threshold and rejecting the PAN field if the bit error count is not smaller than the threshold.

9. A method for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the method comprising: receiving a data block including coded bits of scrambled PAN field and PAN check sequence (PCS); decoding the coded bits to obtain scrambled PAN field and PCS; descrambling the scrambled PAN field and PCS with a temporary block flow (TBF)-specific scrambling code; and performing a PCS check with the PAN field and the PCS

10. The method of claim 9 further comprising: comparing a soft metric computed during the decoding with a threshold; and accepting the PAN field based on a comparison result

11. The method of claim 10 wherein the soft metric is a best survivor path metric in Viterbi-type forward error correction decoding

12. The method of claim 10 wherein the soft metric is a difference between a best survivor path metric and a second best survivor path metric in Viterbi-type forward error correction decoding

13. The method of claim 9 further comprising: computing a bit error count; comparing the bit error count with a threshold; and accepting the PAN field if the bit error count is smaller than the threshold and rejecting the PAN field if the bit error count is not smaller than the threshold

14. A method for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the method comprising: receiving a data block including coded bits of a PAN field and a PAN check sequence (PCS); decoding the coded bits to obtain the PAN field and the PCS; combining the PAN field with a temporary flow identity (TFI); and performing a PCS check with the PCS and the combined PAN field and TFI

15. An apparatus for indicating a temporary block flow (TBF) to which a piggybacked acknowledgement/non-acknowledgement (PAN) field is addressed, the apparatus comprising: a PAN check sequence (PCS) generator for processing the PAN field to generate a PCS; a forward error correction (FEC) encoder for encoding the PAN field and the PCS to generate coded bits; a scrambler for scrambling the coded bits with a TBF-specific scrambling code; and a transceiver for sending a data block including the scrambled coded bits

16. An apparatus for indicating a temporary block flow (TBF) to which a piggybacked acknowledgement/non-acknowledgement (PAN) field is addressed, the apparatus comprising: a PAN check sequence (PCS) generator for processing the PAN field to generate a PCS; a scrambler for scrambling the PAN field and the PCS with a TBF-specific scrambling code; a forward error correction (FEC) encoder for encoding the scrambled PAN field and PCS to generate coded bits; and a transceiver for sending a data block including the coded bits

17. An apparatus for indicating a temporary block flow (TBF) to which a piggybacked acknowledgement/non-acknowledgement (PAN) field is addressed, the apparatus comprising: a PAN check sequence (PCS) generator for processing the PAN field and a temporary flow identity (TFI) to generate a PCS; a forward error correction (FEC) encoder for encoding the PAN field and the PCS to generate coded bits; and a transceiver for sending a data block including the coded bits

18. An apparatus for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the apparatus comprising: a transceiver for receiving a data block including scrambled coded bits of a PAN field and a PAN check sequence (PCS); a descrambler for descrambling the scrambled coded bits with a temporary block flow (TBF)-specific scrambling code; a decoder for decoding the descrambled coded bits to obtain the PAN field and the PCS; and a PCS decoder for performing a PCS check with the PAN field and the PCS

19. The apparatus of claim 18 further comprising: a comparator for comparing a soft metric computed during the decoding of the descrambled coded bits with a threshold, wherein the PAN field is accepted based on a comparison result.

20. The apparatus of claim 19 wherein the soft metric is a best survivor path metric in Viterbi-type forward error correction decoding.

21. The apparatus of claim 19 wherein the soft metric is a difference between a best survivor path metric and a second best survivor path metric in Viterbi-type forward error correction decoding.

22. The apparatus of claim 18 further comprising: a bit error counter for counting a number of bit errors; and a comparator for comparing the number of bit errors with a threshold, wherein the PAN field is accepted if the number of bit errors is smaller than the threshold and rejected if the number of bit errors is not smaller than the threshold.

23. An apparatus for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the apparatus comprising: a transceiver for receiving a data block including coded bits of scrambled PAN field and PAN check sequence (PCS); a decoder for decoding the coded bits to obtain scrambled PAN field and PCS; a descrambler for descrambling the scrambled PAN field and PCS with a temporary block flow (TBF)-specific scrambling code; and a PCS decoder for performing a PCS check with the PAN field and the PCS.

24. The apparatus of claim 23 further comprising: a comparator for comparing a soft metric computed during the decoding of the coded bits with a threshold, wherein the PAN field is accepted based on a comparison result.

25. The apparatus of claim 24 wherein the soft metric is a best survivor path metric in Viterbi-type forward error correction decoding.

26. The apparatus of claim 24 wherein the soft metric is a difference between a best survivor path metric and a second best survivor path metric in Viterbi-type forward error correction decoding.

27. The apparatus of claim 23 further comprising: a bit error counter for counting a number of bit errors; and a comparator for comparing the number of bit errors with a threshold, wherein the PAN field is accepted if the number of bit errors is smaller than the threshold and rejected if the number of bit errors is not smaller than the threshold.

28. An apparatus for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the apparatus comprising: a transceiver for receiving a data block including coded bits of a PAN field and a PAN check sequence (PCS); a decoder for decoding the coded bits to obtain the PAN field and the PCS; and a PCS decoder for performing a PCS check with the PCS and a combined PAN field and a temporary flow identity (TFI).

29. A method for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the method comprising: receiving a data block including coded bits of a PAN field and a PAN check sequence (PCS); decoding the coded bits to obtain the PAN field and the PCS; comparing a soft metric with a threshold; and performing a PCS check with the PAN field and the PCS if the PAN field is acceptable based on a comparison result.

30. The method of claim 29 wherein the soft metric is a best survivor path metric in Viterbi-type forward error correction decoding.

31. The method of claim 29 wherein the soft metric is a difference between a best survivor path metric and a second best survivor path metric in Viterbi-type forward error correction decoding.

32. The method of claim 29 wherein the soft metric is a bit error count.

33. An apparatus for processing a piggybacked acknowledgement/non- acknowledgement (PAN) field, the apparatus comprising: a transceiver for receiving a data block including coded bits of a PAN field and a PAN check sequence (PCS); a decoder for decoding the coded bits to obtain the PAN field and the PCS; a comparator for comparing a soft metric with a threshold; and a PCS decoder for performing a PCS check with the PAN field and the PCS if the PAN field is acceptable based on a comparison result.

34. The apparatus of claim 33 wherein the soft metric is a best survivor path metric in Viterbi-type forward error correction decoding.

35. The apparatus of claim 33 wherein the soft metric is a difference between a best survivor path metric and a second best survivor path metric in Viterbi-type forward error correction decoding.

36. The apparatus of claim 33 wherein the soft metric is a bit error count.']

Associated Portfolios

Licensor Claim Chart

Claim Chart	Technology	Creation Date	Download
Claim charts will soon be available!

Patent claim chart for sale

SUMMARY

Please Place the order to get the claim chart for the patent

ClaimChart-WO2008130694A1-STO

Patent number:WO2008130694A1

Claim Chart Type : SEP Claim Chart

Price: 200 €

Add To Cart

Note:

The information in blue was extracted from the third parties (Standard Setting Organisation, Espacenet)

The information in grey was provided by the patent holder

The information in purple was extracted from the FrandAvenue

Explicitly disclosed patent:openly and comprehensibly describes all details of the invention in the patent document.

Implicitly disclosed patent:does not explicitly state certain aspects of the invention, but still allows for these to be inferred from the information provided.

Basis patent:The core patent in a family, outlining the fundamental invention from which related patents or applications originate.

Family member:related patents or applications that share a common priority or original filing.