Abstract
A QCTC (Quasi-Complementary Turbo Code) generating apparatus having: a turbo encoder for generating an information symbol sequence and a plurality of parity symbol sequences by encoding the information symbol sequence; a channel interleaver for individually interleaving the symbol sequences generating new parity symbol sequences by multiplexing the symbols of parity symbol sequences with the same priority levels and serially concatenating the information symbol sequence and the new parity symbol sequences; and a QCTC generator for generating a sub-code with a given code rate by recursively selecting a predetermined number of symbols from the concatenated symbol sequence at a given starting position.
Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Number | ||||||
4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member |
Specification Information
Specification Information
Technologies
Family Information
All Granted Patents In Patent Family : | ---- |
All Pending Patents In Patent Family : | ---- |
Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
---|---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Number | |||||||
WO02065647A1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Basis Patent | ||||
WO02065647A1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Basis Patent | ||||
AU2002233774A1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
AU2002233774A1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
AU2002233774B2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
AU2002233774B2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
CA2405119A1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
CA2405119A1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
CA2405119C | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
CA2405119C | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
CN100338897C | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
CN100338897C | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
CN1496052A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
CN1496052A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
EP1231735A2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
EP1231735A2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
EP1231735A3 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
EP1231735A3 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
EP1231735B1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
EP1231735B1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
EP1545036A1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
EP1545036A1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
EP1545036B1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
EP1545036B1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
EP2262144A2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
EP2262144A2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
EP2262144A3 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
EP2262144A3 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
EP2262144B1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
EP2262144B1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
FR2820913A1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
FR2820913A1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
FR2820913B1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
FR2820913B1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
GB2376393A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
GB2376393A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
GB2376393B | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
GB2376393B | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
JP2004519160A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
JP2004519160A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
JP3636708B2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
JP3636708B2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
JP2004153860A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
JP2004153860A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
JP3863148B2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
JP3863148B2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
KR100438448B1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
KR100438448B1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
KR20020066998A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
KR20020066998A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
RU2002127407A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
RU2002127407A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
RU2233541C2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
RU2233541C2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
RU2003129992A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
RU2003129992A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
RU2332789C2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
RU2332789C2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
US2002129314A1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | Yes | Family Member | ||||
US2002129314A1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
US2004068687A1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
US2004068687A1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
US7200796B2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
US7200796B2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
BR0204043A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
BR0204043A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
BRPI0204043B1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
BRPI0204043B1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
CN1268062C | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
CN1268062C | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
CN1459146A | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
CN1459146A | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member | ||||
DE20202171U1 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
DE20202171U1 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | Yes | Family Member | ||||
DE60221929T2 | 4G | 29/01/2008 | ISLD-200804-013 | SAMSUNG | No | Family Member | ||||
DE60221929T2 | 4G | 20/09/2009 | ISLD-200909-012 | SAMSUNG | No | Family Member |
Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | Status | National Phase Entries | |||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Information | |||||||||
----- | ----- | ----- | ----- | ----- |
S1
|
----- | ----- | ----- | ----- |
Technologies

Product
Use Cases

Services
Claim
1. A QCTC (Quasi-Complementary Turbo Code) generating apparatus comprising:
a turbo encoder having a plurality of constituent encoders, for receiving information bits, generating a plurality of parity symbol sequences by encoding the information bits, and outputting an information symbol sequence and the plurality of parity symbol sequences, each constituent encoder for generating at least one parity symbol sequence corresponding to at least one parity symbol sequence from another constituent encoder;
an interleaver for individually interleaving the information symbol sequence and the parity symbol sequences;
a multiplexer for generating a new parity symbol sequence by multiplexing the interleaved symbols of the corresponding parity symbol sequences;
a symbol concatenator for serially concatenating the interleaved information symbol sequence and the new parity symbol sequence; and
a QCTC generator for generating a sub-code of a QCTC with a given code rate by selecting a predetermined number of symbols from the serially concatenated symbol sequence,
wherein the predetermined number of symbols is started from a starting symbol at a given starting position and the number of the selected symbols is determined according to the code rate.', 'a turbo encoder having a plurality of constituent encoders, for receiving information bits, generating a plurality of parity symbol sequences by encoding the information bits, and outputting an information symbol sequence and the plurality of parity symbol sequences, each constituent encoder for generating at least one parity symbol sequence corresponding to at least one parity symbol sequence from another constituent encoder;', 'an interleaver for individually interleaving the information symbol sequence and the parity symbol sequences;', 'a multiplexer for generating a new parity symbol sequence by multiplexing the interleaved symbols of the corresponding parity symbol sequences;', 'a symbol concatenator for serially concatenating the interleaved information symbol sequence and the new parity symbol sequence; and', 'a QCTC generator for generating a sub-code of a QCTC with a given code rate by selecting a predetermined number of symbols from the serially concatenated symbol sequence,', 'wherein the predetermined number of symbols is started from a starting symbol at a given starting position and the number of the selected symbols is determined according to the code rate.
2. The QCTC generating apparatus of claim 1, wherein the interleaver individually interleaves the information symbol sequence and the plurality of parity symbol sequences by PBRO (Partial Bit Reversal Order) interleaving.
3. The QCTC generating apparatus of claim 1, wherein the given starting position is the position of a symbol following the last symbol selected for the previous transmission.
4. The QCTC generating apparatus of claim 1, wherein the QCTC generator comprises:
a symbol repeater for repeating the serially concatenated symbol sequence; and
a symbol selector for generating the sub-code by selecting the predetermined number of symbols from the repeated symbol sequence according to the given code rate.', 'a symbol repeater for repeating the serially concatenated symbol sequence; and', 'a symbol selector for generating the sub-code by selecting the predetermined number of symbols from the repeated symbol sequence according to the given code rate.
5. The QCTC generating apparatus of claim 1, wherein the QCTC generator comprises:
a circular buffer memory for storing the serially concatenated symbol sequence; and
a symbol selector for generating the sub-code by selecting the predetermined number of symbols from the stored symbol sequence at the given starting position according to the given code rate.', 'a circular buffer memory for storing the serially concatenated symbol sequence; and', 'a symbol selector for generating the sub-code by selecting the predetermined number of symbols from the stored symbol sequence at the given starting position according to the given code rate.
6. A QCTC (Quasi-Complementary Turbo Code) generating method comprising the steps of:
receiving information bits;
generating a plurality of parity symbol sequences by encoding the information bits, the plurality of parity symbol sequences being generated from constituent encoders, at least one parity symbol sequence being generated from each of the constituent encoders, and the at least one parity symbol sequence from one constituent encoder corresponding to the at least one parity symbol sequence from another constituent encoder;
outputting an information symbol sequence and the plurality of parity symbol sequences;
individually interleaving the information symbol sequence and the parity symbol sequences;
generating a new parity symbol sequence by multiplexing the interleaved symbols of the corresponding parity symbol sequences;
serially concatenating the interleaved information symbol sequence and the new parity symbol sequence; and
generating a sub-code of a QCTC with a given code rate by selecting a predetermined number of symbols from the serially concatenated symbol sequence,
wherein the predetermined number of symbols is started from a starting symbol at a given starting position and the number of the selected symbols is determined according to the code rate.', 'receiving information bits;', 'generating a plurality of parity symbol sequences by encoding the information bits, the plurality of parity symbol sequences being generated from constituent encoders, at least one parity symbol sequence being generated from each of the constituent encoders, and the at least one parity symbol sequence from one constituent encoder corresponding to the at least one parity symbol sequence from another constituent encoder;', 'outputting an information symbol sequence and the plurality of parity symbol sequences;', 'individually interleaving the information symbol sequence and the parity symbol sequences;', 'generating a new parity symbol sequence by multiplexing the interleaved symbols of the corresponding parity symbol sequences;', 'serially concatenating the interleaved information symbol sequence and the new parity symbol sequence; and', 'generating a sub-code of a QCTC with a given code rate by selecting a predetermined number of symbols from the serially concatenated symbol sequence,', 'wherein the predetermined number of symbols is started from a starting symbol at a given starting position and the number of the selected symbols is determined according to the code rate.
7. The QCTC generating method of claim 6, wherein the interleaving step is performed by PBRO (Partial Bit Reversal Order) interleaving.
8. The QCTC generating method of claim 6, wherein the given starting position is the position of a symbol following the last symbol selected for the previous transmission.
9. The QCTC generating method of claim 6, wherein the QCTC generation step comprises the steps of:
repeating the serially concatenated symbol sequence; and
generating the sub-code by selecting the predetermined number of symbols from the repeated symbol sequence according to the given code rate.', 'repeating the serially concatenated symbol sequence; and', 'generating the sub-code by selecting the predetermined number of symbols from the repeated symbol sequence according to the given code rate
10. The QCTC generating method of claim 6, wherein the QCTC generation step comprises the steps of:
storing the serially concatenated symbol sequence in a circular buffer memory; and
generating the sub-code by selecting the predetermined number of symbols from the circular buffer memory at the given starting position according to the given code rate.', 'storing the serially concatenated symbol sequence in a circular buffer memory; and', 'generating the sub-code by selecting the predetermined number of symbols from the circular buffer memory at the given starting position according to the given code rate.']
Associated Portfolios

![]() |
![]() |
![]() |
![]() |
---|---|---|---|
Claim charts will soon be available!
|
SUMMARY
ClaimChart-US7093185B2-STO
Patent number:US7093185B2
Claim Chart Type : SEP Claim Chart
Price: 200 €
To view claim charts you must become a Gold or Platinum Member.
Upgrade your subscriptionYou have reached the maximum number of patents which can be associated to your account per your subscription. If you wish to associate more patents
Please upgrade your subscription.Note:
The information in blue was extracted from the third parties (Standard Setting Organisation, Espacenet)
The information in grey was provided by the patent holder
The information in purple was extracted from the FrandAvenue
Explicitly disclosed patent:openly and comprehensibly describes all details of the invention in the patent document.
Implicitly disclosed patent:does not explicitly state certain aspects of the invention, but still allows for these to be inferred from the information provided.
Basis patent:The core patent in a family, outlining the fundamental invention from which related patents or applications originate.
Family member:related patents or applications that share a common priority or original filing.