Abstract
Provided are a communication apparatus and a method for receiving a response signal transmitted from a terminal configured with one or more downlink component carriers. The communication apparatus includes a transmitting section and a receiving section. The transmitting section is configured to transmit to the terminal downlink assignment information indicating one or more resources for downlink data each of the one or more resources being assigned to one of the one or more downlink component carrier(s) and configured to transmit the downlink data to the terminal. The receiving section is configured to receive one or more response signals for the downlink data which are transmitted from the terminal. The terminal makes the phase points of the response signals different in accordance with a number of downlink data which has been successively received.
Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Information | ||||||
4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member |
Specification Information
Specification Information
Technologies
Family Information
All Granted Patents In Patent Family : | ---- |
Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | |||||
---|---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Information | |||||||
WO2011016253A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Basis Patent | ||||
WO2011016253A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Basis Patent | ||||
WO2011016253A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
CN102474390A | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
CN102474390A | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
CN102474390A | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
CN102474390B | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
CN102474390B | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
CN102474390B | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
EP2464048A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
EP2464048A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
EP2464048A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
EP2464048A4 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
EP2464048A4 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
EP2464048A4 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
EP2464048B1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
EP2464048B1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
EP2464048B1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
KR101742337B1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
KR101742337B1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
KR101742337B1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
KR20120039696A | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
KR20120039696A | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
KR20120039696A | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
MX2012000965A | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
MX2012000965A | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
MX2012000965A | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
RU2012103997A | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
RU2012103997A | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
RU2012103997A | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
RU2546067C2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
RU2546067C2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
RU2546067C2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
US2012134333A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
US2012134333A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
US2012134333A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | Yes | Basis Patent | ||||
US8867465B2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | Yes | Family Member | ||||
US8867465B2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
US8867465B2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | Yes | Basis Patent | ||||
CN104092513A | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
CN104092513A | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
CN104092513A | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
CN104092513B | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
CN104092513B | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
CN104092513B | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
JP5592374B2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
JP5592374B2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
JP5592374B2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
JPWO2011016253A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
JPWO2011016253A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
JPWO2011016253A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
JP2014239500A | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
JP2014239500A | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
JP2014239500A | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
JP5759049B2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
JP5759049B2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
JP5759049B2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
US2015043497A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
US2015043497A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
US2015043497A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
US9236994B2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
US9236994B2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
US9236994B2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
US2016088598A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
US2016088598A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
US2016088598A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
BR112012002822A2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
BR112012002822A2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
BR112012002822A2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
US2017064681A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
US2017064681A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
US2017064681A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
US9826520B2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
US9826520B2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
US9826520B2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
DK2464048T3 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
DK2464048T3 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | No | Family Member | ||||
DK2464048T3 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
EP3379756A1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
EP3379756A1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
EP3379756A1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
EP3379756B1 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
EP3379756B1 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | Yes | Family Member | ||||
EP3379756B1 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
ES2703793T3 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
ES2703793T3 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | No | Family Member | ||||
ES2703793T3 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
HUE040655T2 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
HUE040655T2 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | No | Family Member | ||||
HUE040655T2 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
PL2464048T3 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
PL2464048T3 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | No | Family Member | ||||
PL2464048T3 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
PT2464048T | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
PT2464048T | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | No | Family Member | ||||
PT2464048T | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
TR201819390T4 | 4G | 06/08/2013 | ISLD-201309-038 | PANASONIC CORP | No | Family Member | ||||
TR201819390T4 | 4G | 23/09/2019 | ISLD-201912-056 | SUN PATENT TRUST | No | Family Member | ||||
TR201819390T4 | 4G | 14/12/2020 | ISLD-202012-017 | SUN PATENT TRUST | No | Family Member | ||||
ES2755936T3 | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
Publication No | Technology | Declaration Information | Specification Information | Explicitly Disclosed | Patent Type | Status | National Phase Entries | |||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
Declaration Date | Declaration Reference | Declaring Company | Specification Information | |||||||||
----- | ----- | ----- | ----- | ----- |
S1
|
----- | ----- | ----- | ----- |
Technologies
Product
Use Cases
Services
Claim
1. An integrated circuit comprising:
transmission circuitry which, in operation, controls transmission, to a terminal configured with one or more downlink component carrier(s), of downlink assignment information indicating one or more resources for downlink data, each of the one or more resources being assigned to one of the one or more downlink component carrier(s), and controls transmission of the downlink data to the terminal; and
reception circuitry, which, in operation, controls reception of one or more response signals for the downlink data, which is transmitted from the terminal, wherein:
each response signal denotes an outcome of decoding downlink data, or denotes a Discontinuous Transmission (DTX) representing that the outcome is not transmitted;
when downlink component carriers including a first downlink component carrier and a second downlink component carrier are configured, response signals for a plurality of downlink data in the downlink component carriers are transmitted using at least one phase point and at least one resource index of at least one uplink control channel depending on an outcome of decoding each of the plurality of downlink data; and
a first outcome that a first response signal for downlink data in the first downlink component carrier denotes with a first phase point, with which a second response signal for downlink data in the second downlink component carrier denotes the DTX, is the same as the first outcome, which a third response signal for downlink data in the first downlink component carrier denotes with the same first phase point when only the first downlink component carrier is configured, such that:
when the first downlink component carrier and the second component carrier are configured, an acknowledgment (ACK) for downlink data in the first downlink component carrier and a DTX for downlink data in the second downlink component carrier are denoted by the first response signal and the second response signal with the first phase point; and
when only the first downlink component carrier is configured, an ACK for downlink data in the first downlink component carrier is denoted by the third response signal with the same first phase point.
2. The integrated circuit according to claim 1, further comprising:
at least one input coupled to the reception circuitry, wherein the at least one input, in operation, inputs data; and
at least one output coupled to the transmission circuitry, wherein the at least one output, in operation, outputs data.
3. The integrated circuit according to claim 1, further comprising:
a memory coupled to the reception circuitry.
4. The integrated circuit according to claim 3, wherein the first outcome that the first response signal for downlink data in the first downlink component carrier denotes with the first phase point and a first resource index of a first uplink control channel, with which the second response signal for downlink data in the second downlink component carrier denotes the DTX, is same as the first outcome, which the third response signal for downlink data in the first downlink component carrier denotes with the same first phase point and the same first resource index when only the first downlink component carrier is configured.
5. The integrated circuit according to claim 3, wherein:
said transmission of the downlink assignment information includes transmission of the downlink assignment information on a control channel element (CCE), and a first resource index of a first uplink control channel is associated with a CCE number;
the first outcome that the first response signal for downlink data in the first downlink component carrier denotes with the first phase point and the first resource index associated with the CCE number, with which the second response signal for downlink data in the second downlink component carrier denotes the DTX, is same as the first outcome, which the third response signal for downlink data in the first downlink component carrier denotes with the same first phase point and the first resource index associated with the CCE number when only the first downlink component carrier is configured.
6. The integrated circuit according to claim 3, wherein: when a carrier aggregation is set, the downlink component carriers including the first downlink component carrier and the second downlink component carrier are configured; and when the carrier aggregation is not set, only the first downlink component carrier is configured.
7. The integrated circuit according to claim 3, wherein the outcome of the decoding is denoted by ACK or NACK, and the DTX represents that downlink assignment information for the downlink data is not detected in the terminal.
8. The integrated circuit according to claim 3, wherein said transmission of the downlink assignment information includes transmission of the downlink assignment information on a control channel element (CCE), and a first resource index of a first uplink control channel is associated with a CCE number.
9. The integrated circuit according to claim 3, wherein a combination of outcomes of decoding the plurality of downlink data is associated with the first phase point and a first resource index of a first uplink control channel.
10. The integrated circuit according to claim 9, wherein different combinations of outcomes of decoding the plurality of downlink data are respectively associated with different phase points and different resource indexes of uplink control channels.
11. An integrated circuit comprising:
transmission circuitry which, in operation, controls transmission, to a terminal configured with one or more downlink component carrier(s), of downlink assignment information indicating one or more resources for downlink data, each of the one or more resources being assigned to one of the one or more downlink component carrier(s), and controls transmission of the downlink data to the terminal; and
reception circuitry, which, in operation, controls reception of one or more response signals for the downlink data, which is transmitted from the terminal, wherein:
each response signal denotes an outcome of decoding downlink data, or denotes a Discontinuous Transmission (DTX) representing that the outcome is not transmitted;
when downlink component carriers including a first downlink component carrier and a second downlink component carrier are configured, a given number of response signals for a plurality of downlink data in the downlink component carriers are transmitted using at least one phase point and at least one resource index of at least one uplink control channel depending on an outcome of decoding each of the plurality of downlink data; and
a first outcome that a first response signal for downlink data in the first downlink component carrier among the given number of response signals denotes with a first phase point, with which a second response signal for downlink data in the second downlink component carrier among the given number of the response signals denotes the DTX, is same as the first outcome that a third response signal denotes with the same first phase point when response signals, a number of which is one less than the given number, are transmitted, such that:
when the first downlink component carrier and the second component carrier are configured, an acknowledgment (ACK) for downlink data in the first downlink component carrier and the DTX for downlink data in the second downlink component carrier are denoted by the first response signal and the second response signal with the first phase point; and
when only the first downlink component carrier is configured, an ACK for downlink data in the first downlink component carrier is denoted by the third response signal with the same first phase point.
12. The integrated circuit according to claim 11, further comprising:
at least one input coupled to the reception circuitry, wherein the at least one input, in operation, inputs data; and
at least one output coupled to the transmission circuitry, wherein the at least one output, in operation, outputs data.
13. The integrated circuit according to claim 11, further comprising:
a memory coupled to the reception circuitry.
14. The integrated circuit according to claim 13, wherein the first outcome that the first response signal for downlink data in the first downlink component carrier among the given number of response signals denotes with the first phase point and a first resource index of a first uplink control channel, with which the second response signal for downlink data in the second downlink component carrier among the given number of the response signals denotes the DTX, is same as the first outcome that the third response signal denotes with the same first phase point and the same first resource index when response signals, a number of which is one less than the given number, are transmitted.
15. The integrated circuit according to claim 13, wherein:
said transmission of the downlink assignment information includes transmission of the downlink assignment information on a control channel element (CCE), and a first resource index of a first uplink control channel is associated with a CCE number;
the first outcome that the first response signal for downlink data in the first downlink component carrier among the given number of response signals denotes with the first phase point and the first resource index associated with the CCE number, with which the second response signal for downlink data in the second downlink component carrier among the given number of the response signals denotes the DTX, is same as the first outcome that the third response signal denotes with the same first phase point and the first resource index associated with the CCE number when response signals, a number of which is one less than the given number, are transmitted.
16. An integrated circuit comprising:
circuitry, which, in operation, controls transmitting, to a terminal configured with one or more downlink component carrier(s), downlink assignment information indicating one or more resources for downlink data, each of the one or more resources being assigned to one of the one or more downlink component carrier(s), and transmitting the downlink data to the terminal; and controls receiving one or more response signals for the downlink data, which is transmitted from the terminal; and
at least one input coupled to the circuitry, wherein the at least one input, in operation, inputs data, wherein:
each response signal denotes an outcome of decoding downlink data, or denotes a Discontinuous Transmission (DTX) representing that the outcome is not transmitted;
when downlink component carriers including a first downlink component carrier and a second downlink component carrier are configured, response signals for a plurality of downlink data in the downlink component carriers are transmitted using at least one phase point and at least one resource index of at least one uplink control channel depending on an outcome of decoding each of the plurality of downlink data; and
a first outcome that a first response signal for downlink data in the first downlink component carrier denotes with a first phase point, with which a second response signal for downlink data in the second downlink component carrier denotes the DTX, is the same as the first outcome, which a third response signal for downlink data in the first downlink component carrier denotes with the same first phase point when only the first downlink component carrier is configured, such that:
when the first downlink component carrier and the second component carrier are configured, an acknowledgment (ACK) for downlink data in the first downlink component carrier and a DTX for downlink data in the second downlink component carrier are denoted by the first response signal and the second response signal with the first phase point; and
when only the first downlink component carrier is configured, an ACK for downlink data in the first downlink component carrier is denoted by the third response signal with the same first phase point.
17. The integrated circuit according to claim 16, comprising:
at least one output coupled to the circuitry, wherein the at least one output, in operation, outputs data.
18. The integrated circuit according to claim 16, comprising:
a memory coupled to the circuitry.
19. An integrated circuit comprising:
circuitry, which, in operation, controls transmitting, to a terminal configured with one or more downlink component carrier(s), downlink assignment information indicating one or more resources for downlink data, each of the one or more resources being assigned to one of the one or more downlink component carrier(s), and transmitting the downlink data to the terminal; and controls receiving one or more response signals for the downlink data, which is transmitted from the terminal; and
at least one input coupled to the circuitry, wherein the at least one input, in operation, inputs data, wherein:
each response signal denotes an outcome of decoding downlink data, or denotes a Discontinuous Transmission (DTX) representing that the outcome is not transmitted;
when downlink component carriers including a first downlink component carrier and a second downlink component carrier are configured, a given number of response signals for a plurality of downlink data in the downlink component carriers are transmitted using at least one phase point and at least one resource index of at least one uplink control channel depending on an outcome of decoding each of the plurality of downlink data; and
a first outcome that a first response signal for downlink data in the first downlink component carrier among the given number of response signals denotes with a first phase point, with which a second response signal for downlink data in the second downlink component carrier among the given number of the response signals denotes the DTX, is same as the first outcome that a third response signal denotes with the same first phase point when response signals, a number of which is one less than the given number, are transmitted, such that:
when the first downlink component carrier and the second component carrier are configured, an acknowledgment (ACK) for downlink data in the first downlink component carrier and the DTX for downlink data in the second downlink component carrier are denoted by the first response signal and the second response signal with the first phase point; and
when only the first downlink component carrier is configured, an ACK for downlink data in the first downlink component carrier is denoted by the third response signal with the same first phase point.
20. The integrated circuit according to claim 19, comprising:
at least one output coupled to the circuitry, wherein the at least one output, in operation, outputs data.
21. The integrated circuit according to claim 19, comprising:
a memory coupled to the circuitry.
Associated Portfolios
Claim Chart | Technology | Creation Date | Download |
---|---|---|---|
Claim charts will soon be available!
|
To view claim charts you must become a Gold or Platinum Member.
Upgrade your subscriptionYou have reached the maximum number of patents which can be associated to your account per your subscription. If you wish to associate more patents
Please upgrade your subscription.Note:
The information in blue was extracted from the third parties (Standard Setting Organisation, Espacenet)
The information in grey was provided by the patent holder
The information in purple was extracted from the FrandAvenue
Explicitly disclosed patent
Implicitly disclosed patent
Basis patent
Family member